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Extension of CMOS to 22nm node and beyond may require new non-classical 
MOSET structures coupled with advanced materials and processes. Classes of new 
materials include high-k gate dielectrics, metal and mid-gap gate metal electrodes, 
strained-Si and silicon-germanium alloys. These new materials will lower the gate 
leakage current and gate resistance and reduce poly-gate electrode depletion 
capacitance, and increase the device speed. Non-classical CMOS structures offer 
better control of short-channel effects, improved Ion via higher channel mobility, 
lower load capacitance and lower propagation delay time. These structures also offer 
lower Ioff and lower switching energy.  
Currently, strained-Si is the performance booster for extending Moore’s law. 
Local strain approach towards strained-silicon engineering perhaps would be the 
simplest among the possible approaches. A systematic analysis of the strain effects on 
band-structure and mobility in deeply scaled n- and p-MOSFETs with Si, SiGe, SiC, 
SiGeC, strained Si, and Ge channel is essential.  
In this thesis, current status and SiGe, SiC, and SiGeC films in the strained-Si 
materials are discussed.  
Firstly, a high quality strained SiGe epitaxial film using Ultra High Vacuum 
Chemical Vapor Deposition (UHVCVD) system is demonstrated. A wide range of Ge 
content and growth rate in SiGe are obtained by controlling flux of GeH4 and 
deposition temperature. In addition, critical thickness enhancement of SiGe is also 
investigated. Actually, SiGe hetero-structure follows stranski-krastanov growth model 
(layer by layer followed by island).  Given this it becomes very challenging to form 
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defect free, high Ge content SiGe thin films directly on silicon. However, in this work 
defect free strained SiGe thin films were grown directly on silicon beyond the critical 
thickness by selective epitaxy growth because chlorine disturbs surface diffusion of 
SiGe adatoms. 
Secondly, a high quality strained SiC epitaxial film is demonstrated. A wide 
range of carbon content and growth rate in SiC are obtained by controlling flux of 
SiH3CH3 and deposition temperature. However, epitaxial growth of SiC alloys is very 
challenging due to the large lattice mismatch between diamond and silicon, the low 
solubility of C in silicon (3x1017/cm3 at the melting temperature) and the tendency of 
SiC to precipitate. Therefore, the effect of annealing temperature and annealing time 
on substitutional carbon content of SiC layers with implantation is investigated. It is 
found that substitutional carbon atoms diffuse out from the substitutional site, resulting 
in SiC precipitation after annealing.  
Thirdly, a new approach to the strained SiGeC epitaxial film as a source/drain 
stressor is proposed. The strained SiGeC has much faster growth rate than SiC films 
due to the germanium. However reduction of substitutional carbon contents in SiGeC 
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Technology changes along the lines of materials. We had Stone Age, the 
Bronze Age and the Iron Age. Now we have the Silicon Age. The field of material 
science has always provided the innovations for new technology. Silicon has been the 
main material of the semiconductor industry over the past 50 years, the majority of the 
improvements in devices has been achieved via device scaling. 
The first working metal oxide semiconductor field effect transistor became 
available in 1960 [1.1]. This foundation let the MOSFET technique live up to its 
potential and developed over the next 40 years into a technology of great importance 
or the fabrication of ever faster devices of ever smaller dimensions at an ever lower 
price. The basic fabrication process steps to manufacture such a device have been 
broadly described in references. There are no serious competitors to replace this device 
in the foreseeable future. Indeed, the reduction of device dimensions allows the 
integration of a higher number of transistors on a chip, enabling higher speed and 
reduced costs.  The scaling behavior has followed the well known Moore’s law, which 
predicts that the number of transistors per integrated circuit would double every ~ 18 
Chapter 1: Introduction   2
months [1.2], resulting in higher performance, lower production cost, and smaller chip 
with greater functionality.  
Figure 1.1 illustrated the number of devices integrated in the different 
generation of Intel’s microprocessor as a function of the production year. It indicated 
that over the past 35 years from 1971 to 2007, the minimum feature size in a typical 
semiconductor process technology has been reduced from 8㎛ in 1972 to the current 





Fig. 1.1 Illustration of Moore’s law: number of transistors integrated in the different 
generations of Intel’s microprocessors versus the production year of these circuits, 
@Intel Corporations [1.3]. 
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As scaling of Si CMOS is approaching its limits, innovative device structures 
and materials are actively being investigated to boost performance. Manufacturing 
practices in the Si CMOS industry are currently experiencing difficulty, where new 
approaches are necessary in order to maintain improved product capability within 
reasonable economic constraints. When approaching the 22nm technology mode, 
advanced device structures will be needed to overcome fluctuation problems 
associated with the small number of dopants in the active region. While the new 
devices are expected to be highly innovative, they still have to satisfy the fundamental 
criteria of functional scalability and economic viability.  
The improved transport properties of new channel materials, such as strained Si 
[1.4-1.6], SiGe [1.7-1.9], Ge [1.10-1.11] and Ⅲ-Ⅴsemiconductors [1.12], along with 
new device designs, such as dual gate, tri gate or FinFETs, are expected to enhance the 
performances of nanoscale CMOS device. Novel process techniques, such as atomic 
layer deposition (ALD), high K dielectrics, and metal gates are now being used in 
exploratory device structures. New materials in the channel promise reduced series 
resistance and higher drive currents. As the end of the Si roadmap is approached, 
strained Si channel will offer a way to improve the MOSFET drive currents along with 
transistor downscaling.  
Mobility can be improved by using a various new Si technologies, including 
strained Si, SiGe, SiC, as well as combinations of these materials. The impact of 
enhanced mobility on drive current in a strained Si MOSFET is shown in figure 1.2. 
One of the most promising alternatives for the replacement of bulk Si substrates in the 
CMOS industry is now the hetero-structure silicon technology.  
 
 














Fig. 1.2 The channel transport and universal mobility in silicon. Strained Si transistor 
exhibits 80% electron mobility enhancement at Eoff =1MV/cm [1.13]. 
 
 
1.2 MOBILITY ENHANCED WITH STRAINED SILICON 
 
1.2.1 UNIAXIAL STRAIN 
Process induced stress has been known for many years as reported in the 
literature [1.14-1.16], Source/Drain (S/D) and gate silicidation [1.17], trench isolation 
(STI) [1.16] and cap layer deposition [1.18], all induce a certain level of stress which 
can be beneficial to the transistor performance. Figure 1.3 illustrates the stressor 
effects in a cross-section. The transistor layout and gate to S/D misalignment also have 
a significant effect on the resulting channel stress. The process induced stress effects 
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are more pronounced for sub-㎛ geometries. A reduction of LSD leads to a reduction of 
electron mobility and a reduction of transistor width WG amplifies the compressive 
stress induced by STI channel, which leads to a hole mobility increase [1.19]. The 
challenge is to optimize all process modules, their uniaxial stressor components, to 
maximize beneficial effects while minimizing the negative contributions. The rule of 
thumb is that what enhances the NMOS mobility is detrimental to the PMOS, and vice 
versa, which translates into a narrow process window for simultaneous optimization of 
n- and p-channel. Fig 1.4 illustrates the STI effects as a function of LSD for different W 
and L. The development of advanced uniaxial stressor has added complexity to the 
CMOS process but have allowed for separate NMOS and PMOS. Examples of 
powerful uniaxial stressors are the embedded SiGe S/D for PMOS, dual stress liners 
with compressive strain for PMOS and tensile for NMOS, and the stress memorization 
technique which combines a poly silicon gate amorphization with a strained nitride 











Fig. 1.3 The illustration of process induced stressors; Isolation, cap-layer and silicide.  











                                                       










                                                      (b) 
 
Fig. 1.4 STI mechanical stress effect for n- and p-device as a function of LSD for 
 (a) W (active width) and (b) L (device length) in ㎛ [1.19]. 
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1.2.2 BIAXIAL STRAIN 
The fundamental difference between the uniaxial and the biaxial strain silicon 
is that the former is introduced during CMOS processing, while the later is built into 
the substrate [1.20-1.21]. As a consequence, biaxial strain silicon wafers provide 
tensile strain that is device layout and gate pitch independent, allowing IC design a 
high degree of freedom. The principle for wafer level strain engineering is to generate 
a relaxed SiGe epitaxial on a silicon substrate followed by a silicon epitaxial process 
[Figure 1.5] [1.22]. The epitaxial silicon will retain the in-plane lattice constant of the 
template, resulting in a biaxial strain silicon film if the thickness is below a certain 




Fig. 1.5 The schematic diagram of the strained-Si transistor process sequence [1.23]. 
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Strained silicon on virtual SiGe substrates enhance the device and circuit 
performance as expected but also results in a high off state leakage level due to the 
presence of misfit and threading dislocations [1.13]. For strained silicon on insulator, 
this is no longer an issue given that top layer of virtual substrate is transferred onto a 
handle wafer. Two types of substrates can be easily generated by layer transfer: strain 
silicon directly on insulator (sSOI) and strain silicon on relaxed SiGe on insulator 
(SGOI). The strain amount and the resulting mobility and current drive increase 
depend on the Ge content of the SiGe template. An alternative technique to fabricating 
SGOI is the condensation technique, which transforms an SOI wafer in to a SGOI 
substrate.  
An attractive approach is to use a sSOI wafer as a template for strained SiGe 
instead of a relaxed SiGe template. The great advantage of this approach is that the 
NMOS is fabricated in Ge free sSOI structure while the strained SiGe is kept only for 
PMOS. 
  
1.3 THESIS OUTLINE  
  
This thesis is organized as follows; Chapter 1 describes the MOSFET scaling 
and status of strained silicon engineering.   
In Chapter 2, the critical thickness enhancements of high quality strained Si1-
xGex epitaxy is investigated. It is found that this phenomenon is attributed to the 
adsorbed Cl2 which disturbs surface diffusion of Si1-xGex adatoms.  
The Chapter 3 serves as an introduction to the strained Si1-xCx/Si (100). The 
growth of Si1-xCx and substituional carbon content after implantation and high 
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temperature RTA are investigated. The substitutional carbon atoms diffuse out from 
the substitutional site, resulting in SiC precipitation after annealing.  
In Chapter 4, the growth of Si1-x-yGexCy and strain compensation by the 
addition of germanium is reviewed. The effect of germanium on the substitutional 
carbon content is also presented.  
Finally, the thesis is completed with summary and conclusions in Chapter 5. 
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The growth of strained SiGe layers on silicon substrates has been studied for 
last few years, because Si/SiGe heterostructures allow band gap engineering to be 
used in heterojuction [2-1], bipolar transistors or metal-oxide-semiconductor field 
effect transistor (MOSFET) [2-2].  
The strained Si/SiGe material systems can utilize the 4% lattice mismatch 
between Si and Ge to provide improved carrier transport in MOS channels and 
consequently advanced CMOS devices. Electron transport is enhanced compared 
with bulk Si by growing tensile strained Si on relaxed SiGe, which has a larger 
atomic spacing than Si. Tensile strain in Si induces a separation of the conduction 
band minimum, which reduces inter-valley scattering and causes states with a lower 
electron effective mass in the transport direction to be preferentially filled. The 
reduction in hole effective mass and inter-valley scattering in compressively strained 
SiGe with unstrained Si allows room temperature hole mobility enhancements in 
both the perpendicular and parallel directions to growth plane when a Si1-yGey layer 
is coherently grown on a relaxed Si1-xGex layer and y>x. There are many 
technological challenges and trade-offs in strained Si/SiGe materials and device 
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design which need to be considered if strained Si/SiGe is to extend the dominance of 
CMOS in the Si industry. Reduced thermal budgets compared with conventional Si 
CMOS processes may be required during strained Si/SiGe processing in order to 
maintain channel strain. For n-MOSFETs, thicker strained Si channel layers 
minimize the detrimental effects of alloy scattering and improve gate oxide quality 
due to reduced Ge diffusion into the channel region from the virtual substrate, but 
may require a reduction in the lattice mismatch between the strained Si channel and 
relaxed SiGe virtual substrate in order to avoid strain relaxation.  
However, both non-optimized processing and strain conditions lead to 
compromised performance advantages of strained Si/SiGe devices. SiGe self-heating 
due to the lower thermal conductivity of SiGe compared with Si causes lower 
performance gains in scaled strained Si/SiGe MOSFETs compared with Si controls 
for higher speed devices. While the effect of self-heating may be relatively small in 
digital switching circuits, minimizing the deleterious effects of the low SiGe thermal 
conductivity becomes increasingly important for the analogue applications, which 
may also benefit from the incorporation of strained Si and SiGe. Thinner SiGe 
virtual substrates reduce the impact of self-heating but material quality may be 
compromised. Optimizing the thickness and quality of relaxed SiGe virtual 
substrates on which the strained Si/SiGe devices are fabricated is therefore 
paramount. 
 
2.2 EXPERIMENTAL DETAILS 
 
We have used a cold wall type UHVCVD epi-system manufactured by 
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JUSUNG to grow all SiGe layers. Prior to growth, Si (100) wafer was dipped in 
100:1 H2O: HF for 2min and SF6 plasma cleaning at 300  was carried out in pre℃ -
clean chamber to insure that no native oxide remained on the surface. Pure Si2H6 and 
GeH4 diluted at 10% in Ar were used as source gas of SiGe, pure Cl2 was used as 
etching gas and pure H2 was used as removing of Cl2 gas. Cyclic injection of Si2H6, 
GeH4, Cl2 and H2 was carried out without interval time at 550 . Injection time of ℃
Si2H6 and GeH4 was fixed 20sec, injection time of Cl2 was varied as 0, 3, 5, 8, 11sec 
and injection time of H2 was varied as 0, 12sec. Thickness of SiGe was controlled by 
no. of cycles. Ge contents of SiGe films were analyzed using x-ray photoelectron 
spectroscopy (XPS) with a monochromatized Mg Kα source on constant pass energy 
of 10eV. In addition, atomic force microscopy (AFM) was used for surface 
roughness analysis and spectroscopy ellipsometer (SE) was used for thickness 
measurement.  
 
2.3 RESULTS AND DISCUSSION 
 
2.3.1 HETEROEPITAXIAL GROWTH MODELS 
Heteroepitaxy is the process of depositing one crystalline material on a 
different material with an interface that is nearly perfect. The process is widely used, 
not only for research, but also for manufacturing semiconductor devices such as 
lasers, light-emitting diodes, and transistors. Although epitaxy has been studied for 
many years, it is still not fully understood [2.3]. 
 The three kinds of growth models for the heteroepitaxy of semiconductors 
are the two-dimensional (2D) mode, the Stranski-Krastanov (SK) mode, and the 
Volmer-Weber (VW) mode [2.4~2.9] These modes are schematically illustrated in 
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Figure 2.1.                      
The two-dimensional mode leads to smooth surfaces and will occur if, upon 
deposition of a material B on a substrate A, the atoms of B bound more strongly to A 
than to each other. After the formation of a monolayer, the substrate is covered with 
a second monolayer which is less tightly bound than the first one. From a simplified 
energetic standpoint, if the surface free energy of B is lower than the surface free 
energy of A, the interface energy between A and B being neglected, then the material 
B will wet the substrate A and layer-by-layer growth occurs.  
The VW mode is the opposite one, which leads to the formation of 3D islands 
nucleating over substrate surface. The driving mechanism is opposite to the one of 
two-dimensional mode. The atoms of B bound stronger to each other than to A. 
Again, from a simplified energetic standpoint, the surface free energy of B is larger 
than the free surface energy of A, interface energy between A and B being neglected. 
This mode is often observed for the growth of metals on the insulators.  
The SK mode appears when the crystalline lattice of the epitaxial overlayer is 
strongly mismatched with that of the substrate and when the overlayer has less 
surface energy than the substrate. The SK mode can further be classified, in terms of 
the shape of the three dimensional (3D) structure, into islanding and undulating 
forms. The typical behavior indicated by the term ‘islanding’ is growth of small 
aggregates called ‘dots’ at isolated nucleation centers on the wetting layer when the 
molecules are migrating rapidly enough.  
Many lattice-mismatched heteroepitaxial systems (SiGe) follow the Stranski-
Krastanov growth mode, where at least one monolayer grows in a layer-by-layer 
mode, forming a two-dimensional layer, sometimes known as the two dimensional 
layer. The strain form the lattice mismatch is accommodated in elastic deformation 
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and, thus, determines the critical thickness of the two dimensional layer. In the layer-
by-layer growth, two dimensional islands can form as a mechanism to help minimize 
surface energy. As the film thickness increase beyond the critical thickness, three 
dimensional islands form on the two dimensional layer. Considering that high quality 
materials preclude dislocation formation, a given hetero-structure is limited by the 
amount of coherent material that can be deposited before dislocation formation 
becomes energetically favorable. Hence, it is of great importance to determine the 
mechanism of strain relief for various technologically important semiconductor 
systems because a better understanding of the initial stages of strained layer 
heteroepitaxy is crucial for the further development of this technology. 





Fig. 2.1  Heterogeneous growth mode (a) Two-dimensional (2D) growth, (b) 
Volmer-Weber (VW)growth mode, (c) Stranski-Krastanov (SK) growth mode. 
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The main problem of Si1-xGex epitaxy on Si is the lattice mismatch of up to 
4.2% between silicon and germanium. Dislocation free growth of a strained layer is 
only feasible up to a critical thickness hc of the layer. When the layer thickness 
exceeds hc, strain relaxes by the formation of misfit dislocations. The basic 
theoretical concepts for the understanding of the critical thickness are the model of 
Ball and Van der Merwe [2.10], which is based on the minimization of the sum of 
the elastic energy in the strained system and energy introduced by misfit dislocations, 
the model of Matthews and Blakeslee [2.11], which considers the forces influencing 
already existing threading dislocations and their glide, the model of Mattews, which 
assumes the nucleation of dislocation loops and their spreading from the surface to 
the interface [2.12].                   
 
               




Chapter 2: Strained Si1-xGex Epitaxy   20
 
2.3.2  GROWTH OF SIGE EPITAXY 
The effect of surface H coverage, ӨSi and ӨGe, need to be taken into account 
to understand the growth behavior of Si1-xGex. Liehr [2.13] and Greenlief [2.14] 
showed that the H coverage of Si sites, ӨSi, decrease with higher temperature and 
increase with larger flow rate of SiH4. Surface H coverage in Si1-xGex growth is more 
complicated due to the presence of Ge. Ning [2.15] observed H desorption at lower 
temperatures with increasing Ge contents on the surface, which explained the 
significant increase in Si1-xGex growth rate with the presence of Ge. Suemitsu [2.16] 
confirmed these results. The adsorption of SiH4 and GeH4 brings H to the surface 
and H desorption removes H from the surface. In addition, H atoms diffuse between 
Ge and Si sites on the surface. 
  
               H–Si(s) + – Ge(s) = H–Ge(s) + – Si(s)                                     (2-1) 
 
which enhances H desorption. Figure 2.3 depicts these reactions. All of these 
processes make it difficult to derive an analytical equation for surface H coverage in 
Si1-xGex. For simplification, our model assumes that ӨGe is negligibly small. This 
supported by the fact of the weaker Ge-H bond compared to Si-H bond.  
     
 ӨSi = 1/ [g(T,pSiH4) + h(T,pSiH4) pGeH4]                                                        (2-2)                 
 
Where g(T,pSiH4) and h(T,pSiH4) are dependent only on temperature and SiH4 partial 
pressure, ӨSi  decreases with increasing GeH4 partial pressure. This agrees with the 
fact that Ge incorporation enhances H desorption from the surface. 
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Fig. 2.3 (a) H desorption from surface site and (b) H diffusion between Ge and Si                          
sites. 
                                                 
        Figure 2.4 shows that growth rate as a function of Ge contents at different 
deposition temperature. We changed the flow rate of GeH4 from 0sccm to 100sccm 
and the deposition temperature from 550  to 650 , while keeping a constant Si℃ ℃ 2H6 
flow rate of 10sccm. We found that, as the Ge contents in the film increased, the 
growth rate first increased and then decreased. The decrease in growth rate at 
deposition temperature 600  and 6℃ 50  can be attributed to the effect of GeH℃ 4 
homogeneous decomposition on gas phase chemistry. Therefore, Si1-xGex growth by 
CVD can be divided into two regimes: 1) a heterogeneous decomposition dominated 
regime at low deposition temperature where the growth rate increase with Ge 
contents. 2) a homogeneous decomposition dominated regime at high deposition 
temperature where the growth rate decreases with Ge contents. 
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Fig. 2.4 The results of growth rate with flux of GeH4 (a) 550℃ (b) 600℃ (c) 650℃. 
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Fig 2.5 shows that Ge contents as a function of flow rate of GeH4 at different 
deposition temperature. We changed the flow rate of GeH4 from 100sccm to 
750sccm and the deposition temperature from 550  to 650 , while keeping a ℃ ℃
constant Si2H6 flow rate of 10sccm. We found that Ge contents increased with flow 
rate of GeH4 and deposition temperature.  
This dissociative adsorption in SiGe can be presented as  
         
   SiH4 + (*)                      SiH3* + H*                                             (2-3) 
                                                Ka, SiH4 
 
GeH4 + (*)                     GeH3* +H*                                             (2-4) 
                                                Ka, GeH4 
 
where Ka,SiH4 and Ka,GeH4 are adsorption coefficient, the symbol* is a surface site, 
and (*) is two free surfaces. 
 
X = MFGeH4 (Ka, SiH4 / Ka, GeH4) / [MFSiH4 + MFGeH4 (Ka, SiH4 / Ka, GeH4)]     (2-5) 
 
where X is Ge contents and MF is mass flow. In deriving Eq. (2-5), we assume the 
Ge contents increase with flow rate of GeH4. We obtained good agreement between 
experimental data and this model. When deposition temperature is high, much Ge 
atoms can incorporate into Si1-xGex films because dissociation temperature of GeH4 
is much higher than that of Si2H6 [2.17-2.20].     
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Fig. 2.5 The results of Ge contents with flux of GeH4 when 550℃, 600℃ and 650℃. 
 
2.3.3 CRITICAL THICKNESS OF SI1-XGEX EPITAXY 
Thin, strained Si0.3Ge0.7 layers were grown on the Si (100) substrates. AFM 
data and SE data were utilized to determine the surface roughness and  thickness of 
epitaxial Si0.3Ge0.7 films grown on silicon (100) substrates.   
In the Stranski-Krastanov growth mode, SiGe layers begin to grow in a layer-
by-layer. As thickness of SiGe layers increases, the surface starts to roughen through 
form of three dimensional islands to relieve strain. In other words, three dimensional 
islamds form on two dimensional layer through  surface diffusion of  adatoms of two 
dimension layer  to minimize surface energy (Figure 2.6). Therefore, it is very 
difficult to form defect free, high Ge contents SiGe films directly on Si substrate. 
However, defect free, high Ge contents fully starined SiGe films were grown on Si 
substrates beyond nornal critical thickness (tc) using by SEG process.  
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Recent work has shown that critical thickness in SEG process is much thicker 
than critical thickness in NSEG process due to partial relaxation at STI edges and 
geometric effect in pattern structure plays important role in critical thickness 
enhancement. Furthermore, films quality is much better than conventional films 
grown on blanket substrate [2.21-2.22].  
  However, in this study it becomes possible to form defect free, high Ge 
contents SiGe films dirctly on blanket silicon substrate without oxide pattern beyond 
normal critical thickness using by cyclic process.  
Rms surface roughness which was measured by AFM increases with 
increasing thickness of Si0.3Ge0.7 films (Figure 2.7). As shown Figure 2.8, surface 
roughness of non cyclic samples increases from 0.325nm for 3nm Si0.3Ge0.7 
thickness to 1.02nm for 5.6nm Si0.3Ge0.7 thickness. Similar to non cyclic process, 
surface roughness of cyclic process samples also increases with increasing thickness 












0 (Non cyclic) 3.2 9.4 
3 7.4 8.5 
5 7.2 8.4 
5 (Adding H2 
step) 3.5 9.8 
8 4.9 7.5 
11 4.9 7.1 
   










     
Non cyclic 
process 





























































































Fig. 2.7 AFM surface image of Si0.3Ge0.7 films grown on Si (100) substrates with and 

























Fig. 2.8 The critical thickness of Si0.3Ge0.7 films with various flow time of Cl2 as a 
function of thickness. 
 
However, for the cyclic process, form of 3D islands strats at thick thickness 
compare to non cyclic process samples. Introducing Cl2 after injection of Si2H6 and 
GeH4 adsorbs on SiGe layers and then adsorbed Cl2 disturbs surface diffusion of 
SiGe adatoms. In other words, absorbed Cl2 disturbs form of three dimensional 
islands. Therefore, critical thickness of cyclic process is much higher than that of non 
cyclic process due to the Cl2. However, if flow time of Cl2 is over 5sec, critical 
thickness decrease slowly. As shown Table.1, growth rate of cyclic process (flow 
time of Cl2=3sec) is smilar to that of cyclic process (flow time of Cl2=5sec) and then 
growth rate decreases with increasing flow time of  Cl2 when flow time of Cl2 is over 
5sec. It means that only adsorption of Cl2 happens on SiGe  layers when flow time of 
Cl2 is below 5sec, but adsorption and etching  of Cl2 happen on SiGe layers when 
flow time of Cl2 is over 5sec. Hence, when flow time of Cl2 is over 5sec, etching 










 Cyclic Cl2 8sec
 Cyclic Cl2 11sec
 Cyclic Cl2 5sec
 Cyclic Cl2 3sec
Thickness (nm)
 Cyclic Cl2 5sec (Adding H2)
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effect of Cl2 becomes dominant and affects surface roughness and critical thickness.  
To confirm Cl2 effect, H2 step is added to cyclic process for removing of Cl2 
after injection of Cl2. As shown Figure 2.9(a), critical thickness of H2 adding cyclic 
process is similar to that of non cyclic process. Moreover, Figure 2.9(b) shows that 
growth rate of  cyclic process of adding H2 is almost same as non cyclic process. 
That is, introducing hydrogen can remove absorbed Cl2 on SiGe layers and surface 
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Fig. 2.9 Critical thickness (a) and growth rate (b) of Si0.3Ge0.7 films as a function of 
flow time of Cl2. 
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2.4 SUMMARY 
 
Using a ultra high vacuum chemical vapor deposition (UHVCVD) epi system, 
we have studied kinetics of heteroepiatxy gorwth model, kinetics of SiGe growth and 
critical thickness enhancement of strained SiGe layers.   
 In summary, we have studied the growth rate and germanium contents of 
SiGe as a function of growth temperature and germanium flow rate using 
combination of ellipsometer and x-ray photoelectron spectroscopy (XPS).  
 In addition, we have known that small mount of Cl2 improves critcial 
thickness because small amount of Cl2 disturbs surface diffusion of SiGe adatoms for 
form of 3D islands when flow time is below 5sec. However, small amount of Cl2 
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Strained silicon technologies have been attracted attention to high performance 
application for last few years, because biaxial strained channel engineering enhances 
carrier mobility and transistor drive current. [Figure 3.1] 
 
 
Fig. 3.1 The complimentary SiGe and SiC stressors result in lateral strain with 
opposite polarity, and can be integrated in a CMOS process flow [3.1-3.2]  
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It has been shown that hole mobility is enhanced in PMOS using SiGe 
source/drain [3.3] and electron mobility is enhanced in NMOS using SiC source/drain 
[3.4] or SiN cap layer [3.5]. Recently, SiC source/drain has been studied for device 
performance in NMOS because a pseudomorphic SiC films are under tensile strain 
when grown on silicon due to a small size of carbon. Grown into recessed source/drain 
areas, tensile stressed SiC films can induce a tensile strained Si channel which 





Fig. 3.2 The comparison of drive currents for N-MOSFET with SiC source/drain and 




Chapter 3: Strained Si1--xCx Epitaxy   37
Since the beginning of the 1990s, SiC/Si hetero-structures have been 
considered as a promising alternative to improve the performance of n-type MOS 
devices [3.6]. Indeed, the growth of tensile strained SiC layers on Si creates a lift of the 
six-fold degeneracy of the conduction band edge of SiC and thus a type Ⅱ band 
alignment between Si and SiC. The resulting conduction band offset, which is of the 
order of 60meV per atomic % of substitutional carbon atoms [3.7-3.9], can potentially 
be used in NMOS [3.10-3.11]. However, epitaxial growth of SiC alloys is very 
challenging due to the large lattice mismatch between diamond and silicon, the low 
solubility of C in silicon (3x1017/cm3 at the melting temperature) [3.12] and the 
tendency of SiC to precipitate. In order to grow metastable psedomorphic films beyond 
critical thickness and to avoid silicon carbide precipitation, non equilibrium growth 
conditions (low growth temperature, high growth rate) are necessary [3.13]. On the 
other hand, thermal decomposition of typical silicon precursor gases decrease strongly 
with decreasing temperature [3.14]. These two contradictory conditions limit the 




We have used a cold wall type UHVCVD epi-system manufactured by 
JUSUNG to grow all Si1-xCx layers. Prior to growth, Si (100) wafer was dipped in 
100:1 H2O: HF for 2min and SF6 plasma cleaning at 300  was carried out in pre℃ -
clean chamber to insure that no native oxide remained on the surface. Pure Si2H6 and 
SiH3CH3 diluted at 10% in Ar were used as source gas of Si1-xCx. A low growth 
temperature (600℃) was employed to get high substitutional carbon contents. The 
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flux of Si2H6 and SiH3CH3 were fixed 20sccm and 100sccm. After growing Si1-xCx 
layers, phosphorus and arsenic implantation were performed at room temperature 
and activation annealing was performed at various annealing temperature and time. 
Thickness and substitutional carbon contents of Si1-xCx layers were measured by high 
resolution x-ray diffraction (HRXRD) and secondary ion mass spectroscopy (SIMS).   
 
3.3 RESULTS AND DISCUSSION 
 
3.3.1 GROWTH OF SI1-XC EPITAXY  
Figure 3.3 shows that the effect of the growth temperature on substitutional 
carbon contents with increasing flux of SiH3CH3. The HRXRD results allow the 
determination of substitutional carbon contents, whereas SIMS results allow the total 
carbon contents (substitutitonal + interstitial). The substitutional carbon contents 
gradually saturates with increasing flux of SiH3CH3, whereas the total carbon contents 
linearly increase. For low flux of SiH3CH3 (40sscm) at 650℃, substitutionallity 
(substitutional carbon / total carbon) is 85%, indicating that the majority of carbon 
atoms are incorporated into the substitutional sites. However, high flux of SiH3CH3 
(100sscm) shows big difference between HRXRD results and SIMS result 
(substitutionallity = 63%). The growth temperature does not influence the total carbon 
contents [3.15]. Therefore we can predict that 550℃ SIMS results should be similar to 
650℃ SIMS results. Consequently, low growth temperature and flux of SiH3CH3 are 
good way to improve substitutionallity.  Osten explained this behavior using following 
simple model: If the temperature is high enough for Si epitaxy, we can assume that all 
arriving carbon atoms are rapidly incorporated in positions beneath the Si dimmers. 
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When another Si adatoms arrives above a surface position filled with a carbon atom, 
either (1) it migrates farther on the surface, or (2) it binds to the carbon, or (3) it kicks 
the carbon atom out of a lattice position, forming a Si-C interstitial complex or the 
suggested C-C dimmers on the surface. The substitutional versus interstitial carbon 
contents is primarily controlled by process (3). Thus substitutional carbon contents 
were reduced with increasing the substrate temperature. [3.18]                 
  





























Fig. 3.3 Comparison of the carbon concentrations in Si1-xCx as determined by HRXRD 
(substitutional carbon contents) and SIMS (substitutional and interstitial carbon 
contents) when 550C, 600C, and 650C.  
 
Figure 3.4 shows that growth rate as a function of flux of SiH3CH3 at different 
deposition temperature. The growth rate decreases with increasing flux of SiH3CH3. In 
other word, the growth rate decreases with increasing substitutional carbon contents. 
The germanium atoms increase the hydrogen desorption rate while the carbon atom 
should decrease the hydrogen desorption rate due to the higher strength of the bond 
between hydrogen and carbon.     
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Fig. 3.4 The results of growth rate with (a) flux of SiH3CH3 (b) substitutional carbon 
contents when 550℃, 600℃ and 650℃. 
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Finally, Figure 3.5 depicts high resolution transmission electron microscopy 
(HRTEM) images of the Si1-xCx epitaxy layer with 1% substitutional carbon content 





Fig. 3.5 HR-TEM cross-sectional imaging of Si0.99C0.1 epitaxial layer grown on Si 
(100). 
 
3.3.2 SELECTIVE SI1-XCX GROWTH WITH PROCESS CONDITIONS 
We determined whether the growth of Si/Si1-xCx/Si stacks is selective versus 
Si3N4 or not. This might be problematic. The alternating supply of Si2H6, SiH3CH3, 
and Cl2 was carried out without interval periods during each gas injection. The supply 
times for Si2H6, SiH3CH3, and Cl2 were varied as 10 to 12sec. The growth temperature 
ranged from 600 to 660℃. Target Thickness is 100nm. Grown films were observed by 
scanning electron microscopy (SEM) and transmission electron microscopy (TEM). 
Figure 3.6 shows a SEM micrograph of an epitaxial layer grown on the Si(100) 
substrate with SiO2 hard mask and Si3N4 spacer at 600℃ by cyclic supplying the Si2H6 
and SiH3CH3 gas at 20 and 40sccm for 20sec and the Cl2 gas at 2sccm for 12sec, 
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repeating 100times. The epitaxial film is hardly grown under these growth conditions. 
Furthermore, the surface morphology of the epitaxial layer is rough and nucleation can 
be observed on the SiO2 hard mask and Si3N4 spacer.  The reduction of growth rate can 
be determined by enhanced passivation of the epitaxial film surface with Cl2, 
considering the higher saturation coverage of Cl2. Due to the passivation effect, 

















Fig. 3.6 SEM micrograph of selective Si0.99C0.1 epitaxial layer with SiO2 hard mask 
and Si3N4 spacer grown at 600℃ by cyclic supplying the Si2H6 and SiH3CH3 gas at 20 
and 40sccm for 20sec and the Cl2 gas at 2sccm for 12sec, repeating 100times. 
 
Figure 3.7 shows a SEM micrograph of an epitaxial layer grown on the Si(100) 
substrate with SiO2 hard mask and Si3N4 spacer at 640℃ by cyclic supplying the Si2H6 
and SiH3CH3 gas at 20 and 40sccm for 13sec and the Cl2 gas at 3sccm for 12sec, 
repeating 100times. The surface morphology is improved greatly compared with 
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Figure 3.6. At the elevated temperature the passivation effect might be depressed. 
















Fig. 3.7 SEM micrograph of selective Si0.99C0.1 epitaxial layer with SiO2 hard mask 
and Si3N4 spacer grown at 640℃ by cyclic supplying the Si2H6 and SiH3CH3 gas at 20 
and 40sccm for 13sec and the Cl2 gas at 3sccm for 12sec, repeating 100times. 
 
Figure 3.8 shows a SEM micrograph of an epitaxial layer grown on the Si(100) 
substrate with SiO2 hard mask and Si3N4 spacer at 660℃ by cyclic supplying the Si2H6 
and SiH3CH3 gas at 20 and 40sccm for 12sec and the Cl2 gas at 3sccm for 12sec, 
repeating 100times. In order to increase film thickness, we increased the growth 
temperature from 640 to 660℃. In addition, to prevent nucleation which is formed on 
the SiO2 hard mask and Si3N4 spacer, we decrease the supply times for Si2H6 and 
SiH3CH3 from 13sec to 12sec. We obtained target thickness and good surface 
roughness. However, we observed poly SiC nucleation on the SiO2 hard mask and 
Si3N4 spacer. 
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Fig. 3.8 SEM micrograph of selective Si0.99C0.1 epitaxial layer with SiO2 hard mask 
and Si3N4 spacer grown at 660℃ by cyclic supplying the Si2H6 and SiH3CH3 gas at 20 
and 40sccm for 12sec and the Cl2 gas at 3sccm for 12sec, repeating 100times. 
 
Figure 3.9 shows a SEM micrograph of an epitaxial layer grown on the Si(100) 
substrate with SiO2 hard mask and Si3N4 spacer at 650℃ by cyclic supplying the Si2H6 
and SiH3CH3 gas at 20 and 40sccm for 11sec and the Cl2 gas at 3sccm for 12sec, 
repeating 110times. In order to prevent nucleation which is formed on the SiO2 hard 
mask and Si3N4 spacer, we decreased the supply times for Si2H6 and SiH3CH3 from 
12sec to 11sec and growth temperature from 660 to 650℃. However, we did not 
increase supply time and flow rate for Cl2, because a bit much Cl2 can cause the rough 
surface morphology. No nucleation can be observed on SiO2 hard mask and Si3N4 
spacer and surface roughness is also good.  
 
 









Fig. 3.9 SEM micrograph of selective Si0.99C0.1 epitaxial layer with SiO2 hard mask 
and Si3N4 spacer grown at 650℃ by cyclic supplying the Si2H6 and SiH3CH3 gas at 20 
and 40sccm for 11sec and the Cl2 gas at 3sccm for 12sec, repeating 110times. 
 
Finally, we have imaged in cross sectional high resolution transmission 
electron microscopy (HRTEM) the selective SiC epitaxy layer with substitutional 
carbon content 0.98%, in order to have an idea of its crystalline quality. [Figure 3.10] 
No structural defect is detected. With the hypothesis, darker zones must be denser. 
(enriched in carbon)  The thickness of SiC epitaxy layer is 113nm and thickness of 
















   
      














Fig. 3.10 HRTEM cross-sectional imaging of selective Si0.99C0.1 epitaxial layer with 
SiO2 hard mask and Si3N4 spacer grown at 650℃ by cyclic supplying the Si2H6 and 
SiH3CH3 gas at 20 and 40sccm for 11sec and the Cl2 gas at 3sccm for 12sec, repeating 
110times. 
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3.3.3 ANNEALING EFFECT OF UN-DOPED SI1-XCX EPITAXY 
There are many process and integration challenges for fabricating NMOS 
devices with Si1-xCx source/drain. While in SiGe epitaxy where Ge atoms are 
completely soluble and always occupy substitutional sites in silicon lattice, in SiC 
epitaxy, carbon atoms have a very low solubility of 3x1017/cm3 at the melting 
temperature. Therefore, excessive carbon atoms occupy interstitial sites. In addition, 
N-type doping of Si1-xCx source/drain can be achieved by implantation and activation 
annealing. However, due to the thermal stability of carbon, substitutional carbon 
contents of Si1-xCx epitaxial layer could be changed undesirably by these post 
treatments. The substitutional carbon in silicon has been known to strongly interact 
with dopants and defects induced by implantation and activation annealing [3.17-
3.21].  
  The substitutional carbon contents are measured by high-resolution x-ray 
diffraction (HRXRD) using Vegard’s law between silicon (5.431A) and silicon-
carbide (4.359A). 
 The effects of annealing temperature and annealing time on substitutional 
carbon content of Si1-xCx layers without implantation are shown in Figure 3.11. XRD 
peak shifts to lower angles with increasing annealing temperature and time. The 
initial substitutional carbon content is 1.7%. After annealing, substitutional carbon 
contents decrease from 1.7% for no RTA to 0.92% for 1050℃, 5sec. The 
substitutional carbon contents were reduced more and more after annealing at high 
temperature. The result shows that substitutional carbon atoms diffuse out from the 
substitutional site, resulting in SiC precipitation after annealing. Fig 3.12 shows 
calculated results, which are shown as the substitutional carbon contents versus at 
several annealing temperature and annealing time.  




































Fig. 3.11 HRXRD (004) pattern of un-doped Si1-xCx epitaxial layer which have been 
subjected to various thermal annealing treatment. (a) various annealing time at 950℃ 
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Fig. 3.12 Calculated substitutional carbon contents results of un-doped Si1-xCx 
epitaxial layer from HRXRD (004) pattern.  (a) various annealing time at 950℃ (b) 
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3.3.4 ANNEALING EFFECT OF IMPLANTED SI1-XCX EPITAXY   
The effects of annealing temperature and annealing time on Cs of phosphorus 
and arsenic implanted Si1-xCx films are shown in figure 3.13 and 3.14. XRD peak 
shifts to lower angles with increasing annealing temperature and time similar to un-
doped Si1-xCx. However, reduction of substitutional carbon contents is more severe 
than un-doped Si1-xCx after annealing. It means that when arsenic and phosphorus are 
activated, activation of arsenic and phosphorus would remove substitutional carbon 
atoms from substitutional site. The substitutional carbon contents decrease from 
1.7% for no RTA to 0.6% for 1050℃, 5sec (P) and from 1.7% for no RTA to 0.2% 
for 950℃, 30sec (As).  
Figure 3.15 shows calculated results, which are shown as the substitutional 
carbon contents versus at several annealing temperature and annealing time in the 
phosphorus and arsenic implanted Si1-xCx films. Actually, phosphorus diffuses via an 
interstitial mechanism and arsenic diffuses via a vacancy mechanism in Si1-xCx films. 
Supersaturated carbon in Si enhances the diffusion of arsenic and antimony and 
suppresses the diffusion of phosphorus and boron. Therefore, Arsenic and antimony 
diffuse much faster than phosphorus and boron in Si1-xCx films. The reduction of 
substitutional carbon contents in arsenic implanted Si1-xCx films is more severe than 













































                                                                   (b) 
Fig. 3.13 HRXRD (004) pattern of arsenic implanted Si1-xCx epitaxial layer which 
have been subjected to various thermal annealing treatment. (a) various annealing time 
at 950℃ (b) various annealing temperature 
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Fig. 3.14 HRXRD (004) pattern of phosphorus implanted Si1-xCx epitaxial layer 
which have been subjected to various thermal annealing treatment. (a) various 
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Fig. 3.15 Calculated substitutional carbon contents results of implanted (P & As) Si1-
xCx epitaxial layer from HRXRD (004) pattern.  (a) various annealing time at 950℃ 
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3.4 SUMMARY 
 
Using a ultra high vacuum chemical vapor deposition epi system, we have 
deposited Si1-xCx epitaxial layer with various growth temperatures for NMOS 
transistor. 
A high quality strained Si1-xCx epitaxial film is demonstrated. A wide range of 
carbon content and growth rate in Si1-xCx are obtained by controlling flux of SiH3CH3 
and deposition temperature. However, epitaxial growth of Si1-xCx alloys is very 
challenging due to the large lattice mismatch between diamond and silicon, the low 
solubility of C in silicon (3x1017/cm3 at the melting temperature) and the tendency of 
SiC to precipitate.  
In addition, the effect of annealing temperature and annealing time on 
substitutional carbon content of Si1-xCx layers with implantation is investigated. It is 
found that substitutional carbon atoms diffuse out from the substitutional site, resulting 
in SiC precipitation after annealing and the reduction of substitutional carbon contents 
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This concept of strained layer epitaxy was demonstrated theoretically 50 years 
ago. If a lattice mismatched thin film is grown on a thick substrate, the layer may be 
pseudomorphic provided that the mismatch is small. In the 1980’s, the concept led to 
the fabrication strained Si1-xGex layer on silicon (100) substrate and has since spurred 
many fundamental studies and device applications based on the advantage of a hetero-
structure. Si and Ge are isoelectronic; have the same crystal structure, and are 
completely miscible in the entire range of composition, which makes the growth of Si1-
xGex relatively easier compared to other mixtures of element. Strained Si1-xGex has a 
smaller bandgap than that of silicon and the most of the band-gap difference appears at 
the valence band offset of the strained Si1-xGex / Si (100) heterojunction. The 
advantage of the strained Si1-xGex / Si (100) is tunable band-gap of Si1-xGex by Ge 
incorporation. As a result, many device applications have been realized varied as Ge 
incorporation to achieve band-gap engineering [4.1-4.3].  
Unfortunately, the very benefit of band-gap engineering is limited by the strain 
involved in the Si1-xGex layer. The lattice parameter of Si is 5.431A and the lattice 
parameter of Ge is 5.675A, which makes the lattice parameter of Si1-xGex alloys 
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between 5.431A and 5.675A. In order to deposit a Si1-xGex film on silicon substrate 
pseodomorphically, the film has to be strained. The strain in the film limits the film to 
a critical thickness beyond which thermodynamics favor plastic flow, resulting in the 
generation and propagation of misfit dislocation. Even though modern epitaxial 
techniques can extend the critical thickness by growing metastable thin films, high 
temperatures involved in the device processing still cause relaxation of Si1-xGex films 
above the thermodynamics critical thickness. Thus, it is necessary to fid a way to 
extend to the critical thickness while continuing the band-gap engineering.  
Silicon carbon is isoelectronic to both Si and Ge and has a smaller lattice 
constant (3.546A for diamond structure). Researchers have tried to grow Si1-x-yGexCy 
alloys since 1990’s to overcome the limit of critical thickness. In addition, we tried to 
grow Si1-x-yGexCy alloys to overcome too low growth rate of selective Si1-xCx because 
growth rate of Si1-x-yGexCy is much faster than that of Si1-xCx. In this chapter, we 
discuss the growth of Si1-x-yGexCy, strain compensation by the carbon incorporation 
and the effect of implantation and annealing on the substitutional carbon content of Si1-
x-yGexCy.   
 
4.2 EXPERIMENTAL DETAILS 
 
We have used a cold wall type UHVCVD epi-system manufactured by 
JUSUNG to grow all Si1-x-yGexCy layers. Prior to growth, Si (100) wafer was dipped 
in 100:1 H2O: HF for 2min and SF6 plasma cleaning at 300  was carried out in pre℃ -
clean chamber to insure that no native oxide remained on the surface. Pure Si2H6 and 
SiH3CH3 and GeH4 diluted at 10% in Ar were used as source gas of Si1-x-yGexCy. A 
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low growth temperature (550, 600 and 650℃) was employed to get high 
substitutional carbon contents. The flow rate of Si2H6 and SiH3CH3 were fixed 
20sccm and 100sccm with various flow rate of GeH4 (20, 40 and 60sccm). After 
growing Si1-x-yGexCy layers, phosphorus and arsenic implantation were performed at 
room temperature and activation annealing was performed at various annealing 
temperature and time. Thickness and substitutional carbon contents and germanium 
contents of Si1-x-yGexCy layers were measured by high resolution x-ray diffraction 
(HRXRD) and secondary ion mass spectroscopy (SIMS).   
 
4.3 RESULTS AND DISCUSSION 
 
4.3.1 Growth of Si1-X-YGeXCY  Epitaxy 
As a model of carbon incorporation mechanism in Si1-x-yGexCy growth using 
SiH3CH3 gas, Mi has proposed the following reactions at growth surface [4.4]. 
SiH3CH3 gas is firstly decomposed at SiH2, resulting in reactive SiCH4 radicals, and 
then the SiCH4 radicals diffuse the growth surface and are inserted into Si-H and C-H 
bonds. As a result, the carbon atoms are incorporated into substitutional site. Note here 
that Mi has not mentioned the roles played by surface Ge-H bonds in the incorporation 
of the SiH4 radicals. Taking this model and the present results into account, we arrive 
at a conclusion that the SiCH4 radicals cannot be inserted into surface Ge-H bonds or, 
even if the insertion occurs, the inserted ones are highly unstable on the Ge atoms. 
Namely, with increasing the Ge, the surface sites in which the substitutional 
incorporation of SiCH4 radicals does not occur are increased, and consequently, the 
value of Cmax linearly decreases. In the previous experiment [4.5-4.6], and theoretical 
studies [4.7] on the atomic bonds of Si1-x-yGexCy crystals, it was found that the number 
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of Ge-C bonds is very small. These results are consistent with the present conclusion 
that the substitutional incorporation of SiCH4 radicals cannot occur in Ge-H sites. The 
growth rate and concentration of germanium and carbon were studied under various 
growth conditions. 
 Figure 4.1 shows that the growth rate as a function of GeH4 flow rate with 
growth temperature from 550 to 650℃ with 20sccm Si2H6, 100sccm SiH3CH3, and 20, 
40 and 60sccm GeH4. Figure 4.1 shows the growth rate enhancement by the addition 
of GeH4. Several report reported growth rate limitation by the hydrogen desorption 
from the surface [4.8-4.11]. Therefore this is due to the hydrogen desorption by 
increasing Ge contents on the surface. While growth rate increases linearly with 
increasing Ge contents in the low temperature region (< 600℃), growth rate increases 
saturated with increasing Ge contents in high temperature regions ( > 650℃). Figure 
4.2 shows the substitutional carbon contents as a function of GeH4 flow rate with 
growth temperature from 550 to 650℃. The carbon contents in Si1-x-yGexCy films are 
much lower than that of Si1-xCx films and carbon contents is also more sensitive to 
temperature change than the germanium contents. The germanium contents were 
nearly equal at the various temperatures. Figure 4.3 shows secondary ion mass 
spectroscopy (SIMS) profiles of germanium for Si1-x-yGexCy grown at a fixed flow rate, 
20sccm Si2H6 and 100sccm SiH3CH3.         
 In contrast, the carbon contents decreased with increasing temperature. We 
believe that the carbon contents behavior may be due to the desorption of the carbon 
source, since the dependence of the carbon contents is similar to that of the hydrogen 
coverage, both factors decrease with an increase in growth temperature and in the 
germanium contents.  
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Fig. 4.1 The results of growth rate with (a) flux of GeH4 (b) growth temperature when 
550℃, 600℃ and 650℃. 
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Fig. 4.2 The results of carbon contents (a) flux of GeH4 (b) growth temperature when 
550 , 600  and 650℃ ℃ ℃ 
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Fig. 4.3 The secondary ion mass spectroscopy (SIMS) profiles of germanium for Si1-x-
yGexCy grown at a fixed flow rate, 20sccm Si2H6 and 100sccm SiH3CH3. 
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4.3.2 Annealing Effect of Un-doped Si1-X-YGeXCY  Epitaxy    
The most common way to investigate the change of strain in the strained Si1-
xGex film due to incorporation of substitutional carbon is to study change in the 
vertical lattice constant of the epitaxial film. When a pseudomorphic Si1-xGex film is 
deposited on a Si (100) substrate, it is under a compressive strain in order to match in-
plane lattice constant with that of the underlying Si (100) substrate. As a result, the 
vertical lattice constant is increased, and the resulting crystal structure of the film is 
tetragonal. As substitutional carbon is added to the film, the vertical lattice constant is 
reduced and the strain is seduced. XRD measurement has been widely used to capture 
the change of lattice constant by substitutional carbon incorporation, based on the 
Bragg’s law, 
 
 2d004sinӨ = λ                                                         (4.1) 
 
where d004 is the distance between (004) planes of Si1-x-yGexCy; Ө is the Bragg angle 
(between the incident beam and the sample), and λ is the wavelength of the x-ray used. 
Based on the Bragg’s law, we can calculate the vertical lattice constant of the strained 
Si1-x-yGexCy (a┴SiGeC). We first observe from the elastic theory that 
 
arSiGeC - aSi = [1-ν /  1+ ν] (a┴SiGeC – aSi)]                                          (4.2) 
      
where a is the lattice constant of the relaxed Si1-x-yGexCy ; a is the lattice constant of Si 
and ν is the Poisson’s ratio which can be presented by ν = C12/(C11+C12)(C11,C12 are 
the elastic constants of Si1-x-yGexCy). After a manipulation, we have  
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arSiGeC - aSi = [C11 /(C11+C12)] (a┴SiGeC – aSi) +  aSi                          (4.3) 
 
To obtain the substitutional carbon concentration from shifts in X-ray peaks, one has to 
make two assumptions. First, one assumes that the elastic constants of Si1-x-yGexCy can 
be linearly interpolated between Si, Ge, and diamond. Second, one assumes that 
Vegard’s law applies so that the relaxed lattice constants of Si1-x-yGexCy can be 
obtained based on the linear interpolation of the lattice constants of Si (5.431A), Ge 
(5.678A) and diamond (3.546A). It follows that,  
 
(1-x-y) aSi  + xaGe + yac  = [C11 /(C11+C12)] (a┴SiGeC – aSi) +  aSi         (4.4)                         
 
where a can be obtained from equation (4.4). To get y (substitutional carbon content), 
one needs to obtain x (Ge contents). Ge contents can be determined separately from 
XRD on the strained Si1-xGex film or from other methods on the strained Si1-x-yGexCy 
film, such as SIMS and XPS. Once the Ge contents are independently known, that 
substitutitonal carbon content can be obtained based on equation (4.4) 
The effects of annealing temperature and annealing time on Cs (substitutional 
carbon) of Si1-x-yGexCy layers without implantation are shown in figure 4.4. XRD 
peak shifts to lower angles with increasing annealing temperature and time. The 
initial Cs (1.7%) of Si1-xCx is higher than that (1.51%) of Si1-x-yGexCy because the 
SiCH4 radicals cannot be inserted into surface G-H bonds. In fact, the solubility of 
substitutional carbon in Si is only 3x1017/cm3 at the melting temperature, and it is 
believed to be even smaller in Ge [4.12]. After annealing, Cs decrease from 1.7% for 
no RTA to 0.92% for 1050℃ / 5sec (Si1-xCx) and from 1.51% for no RTA to 0.75% 
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for 1050℃ / 5sec (Si1-x-yGexCy). The Cs value was reduced more and more after 
annealing at high temperature. The result shows that substitutional carbon atoms 
diffuse out from the substitutional site after annealing. Figure 4.5 shows calculated 
results, which are shown as the substitutional carbon contents versus at several 
annealing temperature and annealing time. The reduction of carbon substitutional 
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                                                                          (b) 
 
Fig. 4.4 HRXRD (004) pattern of un-doped Si1-x-yGexCy epitaxial layer which have 
been subjected to various thermal annealing treatment. (a) various annealing time at 
950℃ (b) various annealing temperature. 
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                                                                      (b) 
 
Fig. 4.5 Calculated substitutional carbon contents results of un-doped Si1-x-yGexCy 
epitaxial layer from HRXRD (004) pattern.  (a) various annealing time at 950℃ (b) 
various annealing temperature. 
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4.3.3 Annealing Effect of Implanted Si1-X-YGeXCY  Epitaxy   
The effects of annealing temperature and annealing time on Cs of phosphorus 
and arsenic implanted Si1-x-yGexCy films are shown in figure 4.6 and figure 4.7. XRD 
peak shifts to lower angles with increasing annealing temperature and time similar to 
un-doped Si1-x-yGexCy. Cs decrease from 1.27% for no RTA to 0.2% for 1050℃ / 5sec 
(P) and from 1.04% for no RTA to 0.19% for 950℃ / 30sec (As). Figure 4.8 shows 
that in contrast to results of implanted Si1-xCx films, reduction of substitutional carbon 
contents in Si1-x-yGexCy films with arsenic implantation is similar to that in Si1-x-yGexCy 
films with phosphorus implantation. Actually, arsenic and phosphorus in SiGe diffuse 
faster than in Si. Therefore, Ge can enhance arsenic and phosphorus diffusion in Si1-x-
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                                                                      (b) 
  
Fig. 4.6 HRXRD (004) pattern of arsenic implanted Si1-xCx epitaxial layer which 
have been subjected to various thermal annealing treatment. (a) various annealing 
time at 950℃ (b) various annealing temperature. 
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                                                                     (b) 
 
Fig. 4.7 HRXRD (004) pattern of phosphorus implanted Si1-xCx epitaxial layer which 
have been subjected to various thermal annealing treatment. (a) various annealing 
time at 950℃ (b) various annealing temperature. 
 
 











































































































































                                                                  (b) 
 
Fig. 4.8 Calculated substitutional carbon contents results of implanted Si1-x-yGexCy 
epitaxial layer from HRXRD (004) pattern.  (a) various annealing time at 950℃ (b) 
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4.4 SUMMARY 
 
Using a ultra high vacuum chemical vapor deposition (UHVCVD) epi system,  
the Si1-x-yGexCy epitaxy has been evaluated to the source and drain engineering for 
NMOS application.   
In summary, we have studied the growth rate and substitutional carbon 
contents of Si1-x-yGexCy as a function of growth temperature and germanium flow 
rate using by high resolution x-ray diffraction (HRXRD). The growth rate of Si1-x-
yGexCy is much faster than that of Si1-xCx due to the germanium.       
In addition, the effect of annealing temperature and annealing time on 
substitutional carbon content of Si1-x-yGexCy layers with implantation is investigated. It 
is found that reduction of substitutional carbon contents in Si1-x-yGexCy layers is more 
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5.1 SUMMARY AND CONCLUSIONS 
 
With the continuous scaling of complimentary metal-oxide semiconductor 
(CMOS) devices, the high-K gate dielectric, metal and mid-gap gate metal electrodes, 
strained silicon and silicon-germanium-carbon alloy are required for future CMOS 
devices with 65 nm technology node and beyond. This work addressed some of 
challenging issues for the formation of strained channel engineering using strained 
SiGe and source/drain stressor.  
In chapter 1, the source of stress and strain developed during semiconductor 
manufacturing is discussed. This is followed by different types of stress and strain, the 
state-of-the-art stress generation techniques, for both wafer based biaxial and process-
induced uniaxial stresses are discussed. Approaches to enhancing mobility by 
including mechanical strain in the channel layer to enhance carrier mobility in MOS 
devices are also discussed.  
The strained SiGe epitaxial layers for strained channel are described in 
Chapter 2. Normally, the strained channel is formed using strained SiGe on silicon 
substrate and SiGe source/drain stressor. In this chapter, strained SiGe on silicon 
substrate is discussed.  Actually, it is very difficult to grow defect free and high Ge 
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content SiGe films directly on silicon substrate beyond critical thickness due to 
mismatch between silicon and germanium. Therefore, the SiGe growth follows 
Stranski-Krastanov growth model (layer-by-layer followed by islands) which makes 
the defect free (no island formation) growth of SiGe thin films directly on silicon 
very challenging. In this chapter, defect free fully strained SiGe thin films were 
grown directly on silicon substrate beyond critical thickness by selective epitaxy 
growth (SEG) without strain distribution which depends on pattern structure. So far, 
many peoples have shown that critical thickness in SEG process is much thicker than 
critical thickness in NSEG process due to partial relaxation at STI edges and 
geometric effect in pattern structure plays important role in critical thickness 
enhancement. However, in this study it becomes possible to form defect free, high 
Ge contents SiGe films dirctly on blanket silicon substrate without oxide pattern 
beyond normal critical thickness using by SEG process. It is found that Cl2 can 
disturb surface diffusion of SiGe adatoms which form 3 dimension islands on 2 
dimensional layers. Howevr, strained SiGe channel technology has technically 
challenging due to Ge diffusion issues. Therefore, it needs good gate-dielectric 
directly formed on SiGe channel.   
 The strained SiC and SiGeC epitaxial layers for source/drain stressor are 
described in Chapter 4 and 5. In Chapter 4 and 5, many process and integration 
challenges for fabricating NMOS devices with SiC and SiGeC source/drain are 
investigated. Ideally, high substitutional carbon content is desirable. Actually, epitaxial 
growth of SiC alloys is very challenging due to the large lattice mismatch between 
diamond and silicon, the low solubility of C in silicon (3x1017/cm3 at the melting 
temperature) and the tendency of SiC to precipitate. For this reason, low temperature 
growth is required to achieve high substitutional carbon content in SiC films.  Another 
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challenge associated with SiC source/drain is the required N-type doping (Phosphorus 
and arsenic). Alternatively, N-type doping of SiC can be achieved by implantation and 
activation annealing. The effect of annealing temperature and annealing time on 
substitutional carbon content of SiC layers with implantation is investigated. It is 
found that substitutional carbon atoms diffuse out from the substitutional site, resulting 
in SiC precipitation after implantation and annealing. Normally, carbon in SiGeC films 
provides additional bandgap engineering possibilities and also has an important impact 
on the stability of strained epitaxial layers. However, the strained SiGeC epitaxial layer 
for source/drain stressor is proposed in chapter 5 because growth rate of SiC is too 
slow. It is found that growth rate of SiGeC at 550℃ is similar to that of SiC at 600℃. 
The effect of annealing temperature and annealing time on substitutional carbon 
content of SiGeC layers with implantation is also investigated. It is found that 
reduction of substitutional carbon contents in Si1-x-yGexCy layers is more severe than 




















List of Publications   81
 
List of Publications 
 
Journal Papers 
1. C. C. Yeo, B. J. Cho, M. H. Lee, C. W. Liu, K. J. Choi and T. W. Lee, "Thermal 
stability study of Si cap/ultrathin Ge/Si and strained Si/Si1-xGex/Si nMOSFETs 
with HfO2 gate dielectric", Semiconductor Science and Technology, Vol. 21, pp. 
665-669, May 2006.  
2. H. J. Oh, K. J. Choi, W. Y. Loh, T. Htoo, S. J. Chua, and B. J. Cho, “Integration of 
GaAs epitaxial layer to Si-based substrate using Ge condensation and low-
temperature migration enhanced epitaxy techniques”,  Journal of Applied Physics, 
Vol. 102, no. 5, pp. 054306, 2007    
Conference Papers 
3. S. Suthram, P. Majhi, G. Sun, P. Kalra, R. Harris, K. J. Choi, D. Heh, J. Oh, D. 
Kelly, R. Choi, B.J. Cho, M. M. Hussain, C. Smith, S. Banerjee, W. Tsai, S. E. 
Thompson, H. H. Tseng, and R. Jammy, "Demonstration of High Performance 
PMOSFETs Using Si/SixGe1-x/Si Quantum Wells with High-k/Metal Gate Stacks 
and Uniaxial Strain Additivity for 22 nm Technology and Beyond", International 
Electron Device Meeting (IEDM), 2007 (accepted.) 
4.  H. J. Oh, K. J. Choi, W. Y. Loh, T. Htoo, S. J. Chua, and B. J. Cho, "GaAs 
Heteroepitaxy on SiGe-on-Insulator Using Ge Condensation and Migration 
Enhanced Epitaxy", 211th Electrochemical Society Meeting, SYMPOSIUM E1 - 
Advanced Gate Stack, Source/Drain and Channel Engineering for Si-Based CMOS, 
Chicago, May, 2007.  
List of Publications   82
5. H. Zang, W. Y. Loh, H. J. Oh, K. J. Choi, H. S. Nguyen, G. Q. Lo and B. J. Cho, 
"Improved current drivability and gate stack integrity using buried SiC layer for 
strained Si/SiGe channel devices", 211th Electrochemical Society Meeting, 
SYMPOSIUM E1 - Advanced Gate Stack, Source/Drain and Channel Engineering 
for Si-Based CMOS, Chicago, May, 2007.  
6. C. C. Yeo, M. H. Lee, C. W. Liu, K. J. Choi, T. W. Lee, and B. J. Cho, "Metal 
gate/high-K dielectric stack on Si cap/ultra-thin pure Ge epi/Si substrate", 
Proceedings on 2005 IEEE Conference on Electron Devices and Solid-State 
Circuits, pp. 107-110, Hong Kong, December 2005.  
 
 
